Tensilica provides design-flow support for DPUs

A Tensilica product story
More from this company More from this category
Edited by the Electronicstalk editorial team Dec 10, 2009

Tensilica provides out-of-the-box automated design-flow support for key technologies within Synopsys' Galaxy Implementation Platform.

This includes DC Ultra RTL synthesis and IC Compiler place and route for Tensilica's Xtensa 8 and Xtensa LX3 dataplane processors (DPUs).

This latest design flow provides up to 15 per cent improvement in processor speed, area and power, in addition to faster design closure over previous Synopsys-based design flows.

Tensilica delivers scripting support to help customers exploit advanced technologies provided by Synopsys' Galaxy platform, including Topographical technology, congestion-driven placement, pin-placement optimisation, useful skew and Zroute, which collectively provide high frequency with area-efficient layout.

Not what you're looking for? Search the site.

Back to top Back to top

Google Ads

 

Contact Tensilica

Contact Tensilica

Related Stories

Contact Tensilica

 

Newsletter sign up

Request your free weekly copy of the Electronicstalk email newsletter ...

Browse by category

All suppliers A - Z

A Pro-talk Publication

A Pro-talk publication