Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Incisive 5.3
Edited by the Electronicstalk Editorial Team on 3 June 2004
Tools work together to
verify system level design
Cadence Design Systems has combined with CoWare to develop an integrated, seamless flow from electronic system-level design through verification for complex SoC designs
Related stories
Design platform enable DDR integration at 65nm
Cadence Design Systems and Denali Software have delivered an advanced DDR-PHY implementation methodology based on the Cadence Encounter digital IC design platform
Methodology combines design with verification
Fujitsu Kyushu Network Technologies is using the Cadence Incisive plan-to-closure methodology for SystemVerilog verification in RTL logic design teams
Cadence Design Systems has combined with CoWare to develop an integrated, seamless flow from electronic system-level (ESL) design through verification for complex SoC designs. The ESL design-for-verification solution - which marks a major milestone on the strategic alliance roadmap between the companies - enables customers to capture system-level design knowledge and apply it later in the design process to reduce verification time by up to 50%.
The flow is based on new integration between the latest releases of CoWare's SystemC-based ConvergenSC SoC design tools and ConvergenSC Model Library and the Cadence Incisive functional verification platform.
"Providing SystemC models of ARM IP to enable ESL design is an important step in simplifying the complex SoC design task", said Duncan Bryan, EDA Relations Manager, ARM.
"The joint flow of CoWare's ConvergenSC tools and Cadence's Incisive platform will enable ARM core-based chip designers to efficiently carry the same SystemC model, software and tests from the system-level design through to chip-level verification".
"This verification scaling is important to ARM and we welcome these types of alliances".
"We are pleased to announce this milestone in our ongoing strategic relationship with CoWare", said Mitch Weaver, General Manager, Systems and Functional Verification Division, Cadence.
Further reading
Software takes holistic view of PCB design
System interconnect design platform adds new capabilities at all stages of printed-circuit board design
Single simulator covers all IC technologies
End-to-end simulation and verification software for custom IC uses a common database of netlists and models to simulate analogue, RF, memory and mixed-signal designs
Kit cuts the cost of low-power IC design
Design kit enables engineers of different experience levels to adopt advanced low-power techniques with minimal risk and deployment effort
Expanded alliance assists IC verification
Certified partners extend verification resources and expertise for design teams facing verification-resource limitations
"Through this combined flow, we are providing customers with consistency and assurance within the development environment from system through silicon, greatly reducing risk and time-to-market".
"Customers will be able to build systems with verified, reusable hardware and software IP blocks faster and with greater confidence that the systems will be right the first time".
"The increasing size and complexity of designs is creating an enormous opportunity for ESL to impact verification methods", said Mark Milligan, Vice President of Marketing, CoWare.
"Working together, Cadence and CoWare are applying ESL to eliminate major verification challenges, especially for designs with embedded software".
Today, verification engineers must regenerate system-level test cases that attempt to capture system behaviour often known only to the system architect.
This is causing an explosion in the resources needed to verify complex SoCs.
At the same time, system architects are using high-level models to explore the design space, but verification engineers are unable to reuse those models for RTL verification.
This risks a loss of design intent and lack of insight into potentially fatal design flaws.
Embedded software developers are facing similar challenges.
To debug their embedded software, developers must often wait for prototypes, which arrive too late in the design process.
Alternative RTL coverification techniques are too slow, and also present challenges for the software developer who may not understand the unverified RTL.
With the unified flow, system architects can rapidly explore the design space in ConvergenSC and determine the optimal system architecture for the SoC.
Using SystemC transaction level models (TLMs), which can deliver simulation speed greater than 10,000 times faster than RTL, the architecture is evaluated using realistic system scenarios with software.
These models also provide the accuracy needed for system analysis and optimisation.
The SystemC model and ConvergenSC software analysis is used by software developers to validate and optimise embedded software early in the design process.
Once validated, the SystemC model becomes a functional virtual prototype (FVP) with an embedded software testbench.
Verification engineers use ConvergenSC technology to rapidly reconfigure the FVP as a heterogeneous model.
This heterogeneous model in the Incisive platform allows the verification engineer to re-use the knowledge captured in the system to verify the RTL at over 100 times the simulation performance of an all RTL system.
ConvergenSC and the Incisive platform include new capabilities to enable the joint flow.
ConvergenSC and the Incisive platform now share SystemC simulation technology and compiler support, providing for SystemC model interoperability.
This means that user SystemC models created in ConvergenSC run identically in Incisive functional verification technology without the need to recompile.
The world's largest SystemC model library is now available to use with Incisive platform technologies for verification.
The ConvergenSC Model Library of SystemC processor support packages (PSPs) and bus libraries simulate in both ConvergenSC and the Incisive platform.
ConvergenSC also provides a graphical platform-based design environment with automated TLM-to-RTL transactor generation for rapid reconfiguration of mixed SystemC/HDL "FVPs" using the ConvergenSC Model Library and user RTL, and export of the SystemC/HDL "FVP" netlist to ConvergenSC and the Incisive platform.
Powerful SystemC debugging capabilities in ConvergenSC and Incisive technologies are tailored for system-level modelling and verification.
ConvergenSC support for SystemC threads, Incisive unified source-level (SystemC, Verilog, VHDL etc) debugging environment, and integration with third-party software debuggers result in the most complete environment for SoC verification.
Cadence Incisive 5.3 and CoWare ConvergenSC 2004.1 are available now worldwide.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Business News
Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne
Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con
Sweet specialist sees growth spurt
Lara Williams, Computing , Thursday 17 May 2007 at 00:00:00 Confectionary company IT infrastructure overhaul accommodates rapid growth Confectionery supplier Bon Bon Buddies has overhauled its IT infrastructure to cope with rapid growth whic
Canon takes a better picture of its supply chain
Lara Williams , Computing , Thursday 17 May 2007 at 00:00:00 Imaging specialist improves sales forcasting by 20 per cent Imaging specialist Canon has improved the accuracy of product sales forecasting by more than 20 per cent using supply ch
Search the Pro-Talk network of sites
