Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Low-Power Methodology Kit
Edited by the Electronicstalk Editorial Team on 16 May 2007
Kit cuts the cost of low-power IC design
Design kit enables engineers of different experience levels to adopt advanced low-power techniques with minimal risk and deployment effort.
Cadence Design Systems has announced the industry's first kit that enables engineers of different experience levels to adopt advanced low-power techniques with minimised risk and deployment effort A complement to the Cadence Low-Power Solution, the Cadence Low-Power Methodology Kit provides a working end-to-end methodology covering logic design, functional verification and physical implementation
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodo