Test, Measure and Automate Your World

Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: SoC Encounter
Edited by the Electronicstalk Editorial Team on 1 November 2004

Toshiba encounters first
time silicon success

Register for the FREE Electronicstalk email newsletter now! News about Design and Development Software and more every issue. Click here for details.

Toshiba Corp and Toshiba Microelectronics Corp have successfully taped out a 24-million-gate chip using Cadence SoC Encounter

The chip, with an end application in digital consumer electronics, is Toshiba's largest to date, and was designed using Toshiba's TC300 process for 90nm technology. As indicated by this successful tapeout, SoC Encounter is now fully supported as the digital IC implementation platform of choice for Toshiba's standard design environment.

Toshiba released the first version of this design environment in July to its worldwide internal design community and it is being used in several design projects already underway.

"Deploying Encounter's physical prototyping functionality in the early stage of the design process was critical to helping us avoid schedule delays for this design", said Takashi Yoshimori, Technology Executive SoC-Design of Toshiba's Semiconductor Company.

"We see this chip as one of the year's most important projects in the digital consumer arena".

"Our mission is to provide high quality designs with shorter turnaround time", said Kiyofumi Ochii, Senior Vice President of Toshiba Microelectronics Corp.

"SoC Encounter helped us meet our goal for this extremely challenging design by delivering speed, capacity and quality of results with a fully integrated design flow from prototyping through GDS".

To achieve the highest quality of silicon with the simplest design flow, Toshiba used Cadence SoC Encounter physical implementation technology and wires-first methodology.

SoC Encounter's powerful timing and signal integrity closure flow coupled with fast turn-around-time helped Toshiba achieve first silicon success for this scale of design.

"We are delighted to see Toshiba successfully implementing its largest 90nm design to date using SoC Encounter", said Wei-Jin Dai, Platform Vice President, Digital IC Implementation, Cadence Design Systems.

"Toshiba is one of Cadence's most highly valued customers and this tapeout underscores our ongoing commitment to customer success as measured in quality silicon".

Cadence Design Systems: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Related Business News

Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne

Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con

Sweet specialist sees growth spurt
Lara Williams, Computing , Thursday 17 May 2007 at 00:00:00 Confectionary company IT infrastructure overhaul accommodates rapid growth Confectionery supplier Bon Bon Buddies has overhauled its IT infrastructure to cope with rapid growth whic

Canon takes a better picture of its supply chain
Lara Williams , Computing , Thursday 17 May 2007 at 00:00:00 Imaging specialist improves sales forcasting by 20 per cent Imaging specialist Canon has improved the accuracy of product sales forecasting by more than 20 per cent using supply ch

The greenest computer company under the Sun

Search the Pro-Talk network of sites

Test, Measure and Automate Your World