Product category: Microprocessors, Microcontrollers and DSPs
News Release from: Toshiba Electronics Europe | Subject: TLCS-870/C1
Edited by the Electronicstalk Editorial Team on 09 October 2006
Core accelerates 8bit MCU applications
Core processes one instruction cycle in a single clock cycle, enabling faster processing at lower frequencies, reduced noise and lower power consumption.
Toshiba Electronics Europe (TEE) has announced a new 8bit microcontroller (MCU) core Designated TLCS-870/C1, the new core is capable of processing one instruction cycle in a single clock cycle, enabling faster processing at lower frequencies, reduced noise and lower power consumption compared with Toshiba's previous 8bit core
This article was originally published on Electronicstalk on 8 Nov 2004 at 8.00am (UK)
Related stories
Microcontroller meets needs of modern appliances
Toshiba Electronics Europe has launched a flash microcontroller specifically designed to meet the needs of modern home appliance applications including washing machines, dryers, and dishwashers.
First 7.7-inch low-temp polysilicon LCD for eBooks
Toshiba today announced commercialisation of a 7.7-in low-temperature polysilicon TFT LCD designed for mid-size electronic book devices incorporating Microsoft ClearType display technology
Its large-capacity address space is expandable to 128Kbyte.
The flexible TLCS-870/C1 core is well suited for a wide range of applications from small-scale applications, such as portable digital-consumer products, to large-scale applications requiring large-capacity ROM, such as home appliances or automotive applications.
Toshiba's next-generation TLCS-870/C1-based 8bit MCUs will offer low power, low voltage and performance comparable to that of 16bit devices.
In response to customer feedback, the new family will help reduce system cost by integrating must-have features such as a voltage-detection circuit, a power-on reset circuit, and an on-chip debug circuit.
Toshiba plans to introduce its first new products based on the new core in the fourth quarter of 2006.
The core architecture was modified from the previous TLCS-870/C architecture to achieve the fast processing of one instruction cycle in a single clock cycle.
The result was up to a four-fold increase in performance at the same clock frequency, compared with existing Toshiba 8bit MCUs.
Part of the IC design used synchronous RTL design instead of multiphase-clock design based on circuit diagrams.
The expanded address space was attained with a memory-management method that manages code and data in separate areas.
Up to 128Kbyte of address space can be implemented in an 8bit MCU without any adverse consequences such as increased footprint due to address-bus expansion or degraded processing speed, which is common with the alternative memory-bank method.
The TLCS-870/C1 core is binary compatible with previous Toshiba 8bit MCUs; thus, existing software resources can be used.
When used in combination with a Toshiba C compiler, high code efficiency can be realised.
• Toshiba Electronics Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
