Product category: Design and Development Software
News Release from: Synopsys | Subject: VCS 6.2
Edited by the Electronicstalk Editorial Team on 04 April 2002
Simulator supports latest standardised
Verilog
The latest release of the Synopsys VCS Verilog simulator, VCS 6.2, now supports the Verilog-AMS language through a technology platform called VCS DirectAMS.
The latest release of the Synopsys VCS Verilog simulator, VCS 6.2, now supports the Verilog-AMS language through a technology platform called VCS DirectAMS This new platform interface enables designers to run high-capacity, high-performance mixed-signal simulation of Verilog-AMS and Spice using a combination of the VCS Verilog simulator and circuit simulators VCS 6.2 provides circuit simulator integration through DirectAMS, a user-transparent platform that enables VCS to read in designs described with Verilog, Verilog-AMS, Spice, or a combination of these formats
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.