Product category: Design and Development Software
News Release from: Synopsys | Subject: Physical Compiler
Edited by the Electronicstalk Editorial Team on 1 November 2002
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores
Tensilica now offers both a standard reference flow based on synthesis followed by place and route, and the new high performance flow using Physical Compiler. For a typical core configuration, the Physical Compiler-based high performance flow delivered a clock speed of 350MHz in 0.13-micron technology, compared with 290MHz achieved by the traditional reference flow.
Related stories
RTL performance prototyping characterises soft IP
Synopsys has introduced an RTL performance prototyping (RPP) flow using Physical Compiler for IP providers and IP integrators
Design platforms go with TSMC's flow
Synopsys is supporting the new TSMC Reference Flow 8.0 in its Galaxy Design Platform, Discovery Verification Platform and design for manufacturing (DFM) products
Tensilica has observed average performance improvements of 20% with this flow.
The Xtensa processor generator automatically generates customised scripts for Physical Compiler.
Any changes made by the designer to extend the Xtensa processor hardware - adding instructions, registers, processor states and custom execution units - are immediately and automatically reflected in the implementation scripts for all IC implementation and verification tools supported by Tensilica, including Design Compiler and now Physical Compiler.
Further reading
PCB design and simulation go hand in hand
Saber Simulator and CR-5000 System Designer work together to deliver a platform for integrated system level electronic design, simulation and verification
Physical Compiler, a key component of Synopsys' physical synthesis flow, enables designers to achieve the highest-performance circuits in the shortest time.
By unifying synthesis and placement, it offers designers predictable, one-pass timing closure from RTL to placed gates.
Built on the market leading Design Compiler, Physical Compiler works seamlessly with Synopsys' other high-performance SoC design tools.
"Physical Compiler is an essential part of the design flow for the Xtensa-V processor", said Beatrice Fu, vice president of Engineering at Tensilica.
"With our customers increasingly targeting 0.13-micron and smaller geometries, and using an ever increasing number of cores in their SoCs designs, it was imperative to augment our standard flow with Physical Compiler.
We also received excellent support from Synopsys as we integrated Physical Compiler into our design environment".
"Companies such as Tensilica that are at the leading edge of core design are routinely turning to Physical Compiler to reach and exceed their original performance specifications", said Sanjiv Kaul, senior vice president and general manager, Synopsys' IC Implementation Group.
"By deploying it in the high performance reference flow for its Xtensa V cores, Tensilica is ensuring that its customers have the best design technology for their complex SoC designs".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Business News
Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne
Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con
Sweet specialist sees growth spurt
Lara Williams, Computing , Thursday 17 May 2007 at 00:00:00 Confectionary company IT infrastructure overhaul accommodates rapid growth Confectionery supplier Bon Bon Buddies has overhauled its IT infrastructure to cope with rapid growth whic
Canon takes a better picture of its supply chain
Lara Williams , Computing , Thursday 17 May 2007 at 00:00:00 Imaging specialist improves sales forcasting by 20 per cent Imaging specialist Canon has improved the accuracy of product sales forecasting by more than 20 per cent using supply ch
Search the Pro-Talk network of sites
