Product category: Design and Development Software
News Release from: Synopsys | Subject: VCS 6.1 and Scirocco 2001.10
Edited by the Electronicstalk Editorial Team on 26 February 2002
Triple the performance
from latest simulators
Synopsys has unveiled the latest releases of its VCS Verilog simulator, VCS 6.1, and its high-performance Scirocco VHDL simulator, Scirocco 2001.10
Customer designs using these new releases show register transfer-level and gate-level simulation performance improvements of up to three times over previous versions, while also showing a reduction in memory consumption of up to 30% for Verilog designs. Furthermore, new crosscompile technology incorporated in the 64bit version of VCS additionally increases capacity for Verilog designs.
This article was originally published on Electronicstalk on 26 February 2002 at 8.00am (UK)
Related stories
Acquisition to expand IP portfolio to DDR
Synopsys is set to acquire the semiconductor IP assets of Mosaid Technologies, and will integrate these into its DesignWare IP portfolio
Development platform precedes Marvell processor
Virtual platform enables development of smartphones, handheld and consumer electronics devices that use the Marvell PXA3xx XScale technology application processor
Leveraging this technology, customers have simulated designs in excess of 20 million gates within their existing verification environments.
"We are using VCS 6.1 on our microprocessor designs and we are seeing performance increases compared to earlier versions", said Sunil Joshi, vice president of design automation and compute resources group, Sun Microsystems.
"Our long-running relationship with Synopsys has also produced several benefits for mutual customers, such as the increased capacity with VCS' 64bit compile mode".
To allow customers to take immediate advantage of VCS 64bit support, Synopsys has developed a novel simulation crosscompile technology.
Crosscompiling allows customers to compile large designs on 64bit servers, and then simulate the designs using 32bit workstations.
Further reading
Acquisition addresses power management challenges
ArchPro's silicon-proven power management technologies are a natural fit with Synopsys' advanced verification platform
Measurement link aids optical proximity correction
Design for manufacturing interface helps customers to develop faster, more accurate and predictive OPC models for advanced 45nm and beyond technologies
Design platforms go with TSMC's flow
Synopsys is supporting the new TSMC Reference Flow 8.0 in its Galaxy Design Platform, Discovery Verification Platform and design for manufacturing (DFM) products
Using this flow, customers can take advantage of their 64bit machines' capacity for the one-time, memory-intensive compile step while enabling engineers to use their existing hardware and Verilog PLI-based software investments for simulation.
"Many of our customers have both Denali MMAV verification IP and VCS integrated into their verification environments", said Kevin Silver, vice president of marketing at Denali Software.
"We have tested the new VCS 64bit crosscompile technology and are excited to see that it is fully compatible with our existing 32bit products, allowing our customers to maintain their existing flows without any modifications or product updates".
VCS 6.1 supports the latest language standard Verilog 2001, including the latest Verilog Programming Language Interface (PLI) and its enhanced Verilog Programing Interface (VPI) library.
VCS and Synopsys Design Compiler interpret the Verilog 2001 standard consistently, providing users with a seamless Verilog design and verification flow The latest release of Scirocco VHDL simulator, version 2001.10, has improved "out-of-the-box" event-based performance up to three times without user intervention.
Other improvements include expanded cycle-based performance for both non-RTL blocks and memories described with the VHDL ASIC library design standard known as Vital.
When combined with VCS 6.1, these performance improvements in Scirocco enable up to three times faster mixed-HDL simulation over previous versions.
"As design sizes and complexity increase, verification continues to be a significant bottleneck for Verilog, VHDL and mixed-HDL designs", said Manoj Gandhi, senior vice president and general manager of the verification technology group at Synopsys.
"Our innovative R and D efforts have again extended the performance and capacity envelope of our leading VCS and Scirocco simulators to keep pace with our customers' demanding verification schedules".
Pricing for VCS and pricing for Scirocco both start at $20,250 for a one-year technology subscription license (TSL).
Pricing for the VCS MX package for mixed-HDL simulation starts at $31,500 for a one year TSL.
Customers who own both VCS and Scirocco have immediate access to mixed-HDL simulation at no additional charge.
All products are immediately available.
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• NEW
• Electronicstalk Home Page
Related Business News
Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne
Olympics raises demand for IT contractors
The number of IT contractors working in the engineering sector has almost doubled in 12 months because of demand generated by the 2012 Olympics, according to contractor Giant Group PLC.
Stellar Appoints CIO to Lead Call...
...Centre Outsourcing Technology Strategy. Stellar, a leading global business process outsourcing provider, today announced that Warwick Marx has been appointed Chief Information Officer of Stellar Asia Pacific.
Dell pushes for better Linux drivers
Dell wants to see better software drivers for Linux so that the firm can ship more notebooks and desktops running the operating system, according to one of its software engineers.
Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con