|
Editor's note: Readers of the free Electronicstalk weekly email newsletter will have read this news the week it was announced. Click here to request to be added to the circulation.
Summit Design has expanded its Visual ESC package with the latest cycle callable models (CCMs) for ARM processors, a new Amba AHB bus model and the ARM RealView debugger.
As a part of Summit's innovative Visual Elite functional modelling, design and verification environment, Visual ESC serves as a high-performance HW/SW Coverification platform with fast integrated instruction set simulator (ISS) models for target architectures.
This unique platform leverages the performance and abstraction provided by SystemC and the Amba AHB interfaces.
Summit's Visual ESC package now includes a new Amba AHB bus model based on the new cycle level interface (CLI) standards from ARM supporting transaction level communication interfaces.
The bus model, as well as the ARM processor ISS includes built-in performance analysis functions that trace and monitor bus traffic, data transactions and software execution threads.
This provides the user with valuable analysis such as bus load and contention, latencies and SW instruction distribution during HW/SW functional simulation.
In addition, the ARM ISS model is now integrated with the latest ARM RealView debugger, thereby providing a powerful multiprocess HW/SW debugging platform.
"Summit's ESC solution enhanced with support for our fast CCM processor models and the RealView Debugger provides a fast and cycle accurate system development environment for both hardware and software developer", said Tim Holden, EDA Relations Manager of ARM.
"The ability to offer a comprehensive set of SystemC modules, along with the verification tools, is of great benefit to our mutual customers".
"We are pleased to have ARM as our long-term partner, supporting our ESL strategy through a complete SystemC ARM platform", stated Rami Rachamim, Director of Marketing at Summit.
"This advanced plug-and-play environment, with the new Amba bus and the memory models from Denali, substantially reduce the effort needed to migrate to ESL while taking advantage of all the high-level modelling and analysis offered by SystemC".
"The integrated analysis and the supporting environment are tailored to the needs of our mutual customers in addressing their SoC challenges".
The Visual Elite ESC package is available now, with prices beginning at US $20,000.
|
|
