Click on the advert above to visit the company web site
Product category: Design and Development Software
News Release from: Mentor Graphics UK | Subject: Calibre xRC
Edited by the Electronicstalk Editorial Team on 01 August 2003
Faraday uses xRC for parasitic
extraction
Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.
Faraday Technology is using the Mentor Graphics Calibre xRC product as its transistor level and GDSII-based gate level parasitic extraction tool for SoC designs.
Faraday Technology has selected the Mentor Graphics Calibre xRC product as its transistor level and GDSII-based gate level parasitic extraction tool for SoC designs Calibre xRC is part of the Calibre design-to-silicon solution
This article was originally published on Electronicstalk on 2 Sep 2002 at 8.00am (UK)
Related stories
Transistor-level parasitic extraction for SoCs
Calibre xRC is a full-chip, transistor-level parasitic extraction tool that addresses the performance and accuracy requirements of today's most complex analogue mixed-signal SoC designs.