Product category: Intellectual Property Cores
News Release from: Cambridge Consultants | Subject: APE2
Edited by the Electronicstalk Editorial Team on 07 September 2004
More maths functions for DSP core
Cambridge Consultants has extended the versatility of its ground-breaking adaptive-datapath DSP core - the APE2 - with new processing modules for maths-intensive embedded applications.
Cambridge Consultants has extended the versatility of its ground-breaking adaptive-datapath DSP core - APE2 - with new processing modules for maths-intensive embedded applications These ready-to-use modules facilitate the rapid development of highly efficient signal-processing data engines for ASIC applications in consumer markets such as wireless, audio and control
This article was originally published on Electronicstalk on 11 Feb 2003 at 8.00am (UK)
Related stories
DSP core uses adaptive datapath to speed to 1BOPS
A novel DSP core is claimed to establish a new price/performance benchmark for low-end SoC/ASIC applications.
Mixed-signal IP library includes low-power radio
Cambridge Consultants (CCL) has released a novel silicon intellectual property (IP) library to the commercial SoC and ASIC markets.
Conceived just three years ago, APE2 has enjoyed successful implementation in many cost-sensitive applications including high volume consumer devices, professional radio systems and industrial automation and control.
As an example of the core's potential for catalysing new products, a configuration for a hearing aid application required less than 20,000 gates, and was implemented on a die size of less than 0.5mm2 using 0.18um CMOS geometry, with a power consumption of under 50uW.
APE2's very long instruction word (VLIW) architecture features a novel parallel structure with processing modules such as single-cycle MA