Product category: Intellectual Property Cores
News Release from: Cambridge Consultants | Subject: CCLasic
Edited by the Electronicstalk Editorial Team on 05 November 2002
Mixed-signal IP library includes
low-power radio
Cambridge Consultants (CCL) has released a novel silicon intellectual property (IP) library to the commercial SoC and ASIC markets.
Cambridge Consultants (CCL) has released a novel silicon intellectual property (IP) library to the commercial SoC and ASIC markets Developed and refined over more than 15 years, the new IP library focuses on mixed-signal building blocks including lean CMOS software-defined radio and processor cores
This article was originally published on Electronicstalk on 5 Nov 2002 at 8.00am (UK)
Related stories
IP library provides budget RISC processor blocks
Cambridge Consultants' new IP library provides proven interoperable components that allow mixed-signal, wireless enabled, SoC or ASIC solutions to be reliably and rapidly configured.
DSP core uses adaptive datapath to speed to 1BOPS
A novel DSP core is claimed to establish a new price/performance benchmark for low-end SoC/ASIC applications.
Optimised for low cost and low power, these circuits can deliver wireless connectivity to new applications in cost-critical market segments including industrial instrumentation, toys and consumer goods.
The library can be accessed on the Cambridge Consultants website.
"Industry and commerce are only starting to scratch the surface of the potential of wireless connect

