Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: 90nm reference flow
Edited by the Electronicstalk Editorial Team on 28 February 2006
Reference flow optimises 90nm SoC
designs
A 90nm reference flow addresses power-management and design-yield issues.
Cadence Design Systems has developed a 90nm reference flow that addresses power-management and design-yield issues The new flow is part of an ongoing collaboration with IBM and Chartered Semiconductor Manufacturing
This article was originally published on Electronicstalk on 26 May 2004 at 8.00am (UK)
Related stories
Reference flow supports 90nm process
Cadence Design Systems has developed a qualified design reference flow validated as compatible with the IBM-Chartered 90-nanometre process platform.
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
The companies developed this design reference flow for the 90nm low-power process technology on the IBM-Chartered Common Platform and to provide innovative solutions to accelerate time to market for system-on-chip (SoC) designs.
The new RTL-to-GDSII reference flow is based on the Cadence Encounter digital IC design platform and enables higher productivity and improved quality of silicon (QoS).
The reference flow addresses criti