Test, Measure and Automate Your World
Click on the advert above to visit the company web site

Product category: Design and Development Software
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial Team on 7 October 2005

Platform enables early array signoff

Register for the FREE Electronicstalk email newsletter now! News about Design and Development Software and more every issue. Click here for details.

Toshiba Corporation and Toshiba Microelectronics Corporation have successfully taped out the first UniversalArray chip with Cadence Encounter digital IC implementation

Toshiba Corporation and Toshiba Microelectronics Corporation have successfully taped out the first UniversalArray (UA) chip with Cadence Encounter digital IC implementation. SoC Encounter Global Physical Synthesis (GPS) helped provide a substantial decrease in turnaround time. Toshiba has already started work on its second UA ASIC design with SoC Encounter.

Toshiba's UA is a new type of ASIC in which wafer signoff is accomplished after the floorplan is fixed.

Pursuant to wafer signoff, mask making and place and route are processed concurrently, helping reduce total turnaround time from the design stage through manufacturing.

'With the UniversalArray SoC design platform, wafer signoff prior to mask making is done after floorplanning - providing a key advantage for shortening turnaround time', said Takashi Yoshimori, Technology Executive SoC Design, Toshiba Corporation Semiconductor Company.

'Cadence Encounter digital IC implementation and SoC Encounter GPS provided us with the silicon virtual prototyping we needed to improve the accuracy and estimation required for first signoff'.

Toshiba's UA platform shortens the process linking EDA technology to manufacturing by helping fabricate diffusion wafers during the implementation and timing verification process.

Cadence Encounter RTL compiler optimisation helped Toshiba speed timing closure with signal integrity for best quality of silicon (QoS) in the design's implementation phase.

'The continuing success of our work with important customers such as Toshiba increases Encounter's popularity', said Wei-Jin Dai, Platform Vice President, Digital IC Implementation at Cadence.

'This is another example of the Cadence Encounter platform's rapid route to complex, high-performance SoCs, while providing them with lower power consumption'.

Cadence Design Systems: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
NEW
Electronicstalk Home Page

Related Business News

Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne

Olympics raises demand for IT contractors
The number of IT contractors working in the engineering sector has almost doubled in 12 months because of demand generated by the 2012 Olympics, according to contractor Giant Group PLC.

Stellar Appoints CIO to Lead Call...
...Centre Outsourcing Technology Strategy. Stellar, a leading global business process outsourcing provider, today announced that Warwick Marx has been appointed Chief Information Officer of Stellar Asia Pacific.

Dell pushes for better Linux drivers
Dell wants to see better software drivers for Linux so that the firm can ship more notebooks and desktops running the operating system, according to one of its software engineers.

Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con

Search the Pro-Talk network of sites

Test, Measure and Automate Your World