Product category: Design and Development Software
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial Team on 15 February 2005
Donation to enhance SystemVerilog usability
Cadence Design Systems has donated SystemVerilog data type and intellectual property (IP) encryption technology to the IEEE P1800 Working Group to enhance SystemVerilog usability
The IEEE P1800 Working Group will incorporate the Cadence technology in the first release of the SystemVerilog standard, due later this year. These donations enhance the data types that are currently available in SystemVerilog and enable existing encryption technology to be used to encrypt SystemVerilog code, resulting in enhanced language efficiency and usability.
Related stories
Design platform enable DDR integration at 65nm
Cadence Design Systems and Denali Software have delivered an advanced DDR-PHY implementation methodology based on the Cadence Encounter digital IC design platform
Methodology combines design with verification
Fujitsu Kyushu Network Technologies is using the Cadence Incisive plan-to-closure methodology for SystemVerilog verification in RTL logic design teams
SystemVerilog enables hardware designers to build on the strengths of Verilog to help address the challenges in design and verification of next-generation system-on-chip (SoC) devices.
The Cadence donation provides enhanced data types that raise the level of abstraction in SystemVerilog, enhancing designer productivity and language usability.
'Cadence has leveraged its leadership in language design and hardware implementation, and is providing valuable technology to designers', said Kevin Silver, Vice President Marketing for Denali Software 'Cadence's support for SystemVerilog ensures that the Verilog language will remain a unified industry standard.
This unification is very important to users.
'Providing a single language for additional design and verification capabilities reduces the cost of tools and education, and makes it easier for the new technology to be adopted'.
Further reading
Software takes holistic view of PCB design
System interconnect design platform adds new capabilities at all stages of printed-circuit board design
Single simulator covers all IC technologies
End-to-end simulation and verification software for custom IC uses a common database of netlists and models to simulate analogue, RF, memory and mixed-signal designs
Kit cuts the cost of low-power IC design
Design kit enables engineers of different experience levels to adopt advanced low-power techniques with minimal risk and deployment effort
The adoption of the Cadence customer-proven IP encryption technology will allow secure distribution of IP blocks in the standard language.
The technology is a major enabler for IP-based SoC design and solves a significant industry problem by providing a standard mechanism for IP protection.
'We've been successfully using this encryption technology with the Incisive functional verification platform using VHDL, and are looking forward to seeing this capability standardised on by all hardware description languages, including SystemVerilog', said Reno Sanchez, Director, Microprocessor Centre of Excellence, Xilinx.
'This encryption technology will make it easier for us to protect our IP as well as help our customers gain access to a broad portfolio of high-value IP, and do so within an industry standards-based protocol'.
'In response to our customers' needs, Cadence is driving support for a single Verilog standard that will give users the benefits of open interoperability, exemplified by our recent donations to the IEEE', said Victor Berman, Director of Language Standards at Cadence.
'Our design and verification platforms, especially the Incisive functional verification platform, are built around open standards that offer customers the flexibility and language choice needed to optimise their verification methodology'.
As the initial developer of the Verilog language, Cadence now provides design and verification platform support for SystemVerilog, VHDL, Verilog, PSL/OVL, SystemC, Verilog-AMS and VHDL-AMS.
Customers can efficiently run SystemC to verify system function, SystemVerilog and Verilog to verify gate implementation and timing, VHDL for compatibility, PSL for complete assertion-based verification, and AMS for mixed-signal designs.
All these languages now run inside a single simulation interface, allowing customers to use any combination for design and verification to improve language interoperability.
Cadence technologies supporting SystemVerilog include the Encounter digital IC design platform and Incisive functional verification platform, providing customers a powerful option for design, synthesis, formal verification, and acceleration/emulation.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Business News
Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne
Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con
Sweet specialist sees growth spurt
Lara Williams, Computing , Thursday 17 May 2007 at 00:00:00 Confectionary company IT infrastructure overhaul accommodates rapid growth Confectionery supplier Bon Bon Buddies has overhauled its IT infrastructure to cope with rapid growth whic
Canon takes a better picture of its supply chain
Lara Williams , Computing , Thursday 17 May 2007 at 00:00:00 Imaging specialist improves sales forcasting by 20 per cent Imaging specialist Canon has improved the accuracy of product sales forecasting by more than 20 per cent using supply ch
Search the Pro-Talk network of sites
