Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: RapidIO design kit
Edited by the Electronicstalk Editorial Team on 16 July 2002
Kit speeds comms system design chains
A novel verification design kit enables systems integrators to design and verify their communications systems faster by implementing the RapidIO standard for high-speed interconnect
This kit includes Cadence EDA technology, services to apply the technology to specific customer needs, and integration with proven intellectual property (IP) from Motorola. The kit is part of the Cadence Design Chain Initiative, which helps companies tighten development relationships throughout their design chain, optimising the chain.
Related stories
Design platform enable DDR integration at 65nm
Cadence Design Systems and Denali Software have delivered an advanced DDR-PHY implementation methodology based on the Cadence Encounter digital IC design platform
Methodology combines design with verification
Fujitsu Kyushu Network Technologies is using the Cadence Incisive plan-to-closure methodology for SystemVerilog verification in RTL logic design teams
Incorporating verification information related to Motorola's IP into Cadence standard verification offerings enables joint customers to design-in Motorola's IP more quickly and effectively.
Cadence is the first EDA company to license Motorola's RapidIO endpoint technology, and the first to become a sponsoring member of the RapidIO Trade Association.
The RapidIO interconnect architecture addresses the need for reliability, increased bandwidth, and IP reuse for the rapid assembly of communication systems.
This packet-switched, high-performance interconnect technology is designed to be compatible with most integrated communications processors, host processors, and networking digital signal processors.
According to the RapidIO Trade Association, the standard enables chip-to-chip and board-to-board communications at speeds of 10Gbit/s and beyond, while maintaining embedded software compatibility with older PCI-based systems at a fraction of the previous pin count.
Further reading
Software takes holistic view of PCB design
System interconnect design platform adds new capabilities at all stages of printed-circuit board design
Single simulator covers all IC technologies
End-to-end simulation and verification software for custom IC uses a common database of netlists and models to simulate analogue, RF, memory and mixed-signal designs
Kit cuts the cost of low-power IC design
Design kit enables engineers of different experience levels to adopt advanced low-power techniques with minimal risk and deployment effort
According to Sam Fuller, president of the RapidIO Trade Association, "The Trade Association was formed by Motorola, Ericsson and other companies to solve the communication industry's burgeoning need for reliability, increased bandwidth, and faster bus speeds in an intra-system interconnect.
The collaboration between Motorola and Cadence provides important enabling technology for members and for the open design community".
"As a founding member of the RapidIO Trade Association, Motorola's active participation has lead the way in architectural and IP contributions", said Raj Handa, director of PowerQUICC business development and technical marketing for Motorola's Networking and Communications Systems Division.
"Our RapidIO endpoint technology, along with the collaboration with Cadence, will place the RapidIO standard firmly in the design tool flow - enabling Trade Association members and other users of this technology to speed time between standards development and design implementation".
"Today's announcement furthers the Cadence commitment to foster the development and exchange of IP in design chains through the support of open standards", said Rahul Razdan, corporate vice president and general manager of the Cadence Systems and functional verification Group.
"We have served our communication systems customers with IP-enabled solutions, such as the Cadence Signal Processing Worksystem (SPW), for 10 years.
This agreement with Motorola extends our expertise throughout the verification flow, enabling mutual customers to integrate communication systems more efficiently".
Cadence will provide Motorola's parallel RapidIO endpoint IP in a binary form.
Customers will need to obtain a license from Motorola to manufacture systems containing this IP.
Cadence plans to deliver the RapidIO design kit with existing Cadence tool configurations at no additional charge, beginning in September 2002.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Business News
Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne
Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con
Sweet specialist sees growth spurt
Lara Williams, Computing , Thursday 17 May 2007 at 00:00:00 Confectionary company IT infrastructure overhaul accommodates rapid growth Confectionery supplier Bon Bon Buddies has overhauled its IT infrastructure to cope with rapid growth whic
Canon takes a better picture of its supply chain
Lara Williams , Computing , Thursday 17 May 2007 at 00:00:00 Imaging specialist improves sales forcasting by 20 per cent Imaging specialist Canon has improved the accuracy of product sales forecasting by more than 20 per cent using supply ch
Search the Pro-Talk network of sites
