Product category: Design and Development Software
News Release from: Synopsys | Subject: Unified Power Format
Edited by the Electronicstalk Editorial Team on 22 January 2008
EDA tools standardise on Unified Power
Format
Standard enables users to create a consistent description of the low power design intent for use by EDA tools for design and verification of today's low power ICs.
Magma Design Automation, Mentor Graphics Corporation and Synopsys are now delivering low power EDA tools based on the Accellera-developed Unified Power Format standard, UPF 1.0 This includes a broad range of implementation and verification products from the three companies
This article was originally published on Electronicstalk on 3 Apr 2007 at 8.00am (UK)
Related stories
Software verifies low-power features in new chips
Software ensures compliance with the widely supported Unified Power Format (UPF) 1.0 Accellera standard.
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
This new UPF product support further enhances key low power capabilities in the companies' tools while expanding industry interoperability, esp