Product category: Design and Development Software
News Release from: Synopsys | Subject: Support for UPF 1.0 Accellera standard.
Edited by the Electronicstalk Editorial Team on 03 April 2007
Software verifies low-power features in
new chips
Software ensures compliance with the widely supported Unified Power Format (UPF) 1.0 Accellera standard.
Synopsys is enhancing its comprehensive low-power verification and implementation software to ensure compliance with the widely supported Unified Power Format (UPF) 1.0 Accellera standard Proven by over 20 successful multivoltage tapeouts, the Synopsys system spans the entire low-power design flow from hardware/software power trade-off at the system level through simulation and static verification of low-power intent, complete low-power RTL-to-GDSII implementation and sign-off, and a comprehensive set of low-power intellectual property (IP)
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.