Product category: Design and Development Software
News Release from: Synopsys
Edited by the Electronicstalk Editorial Team on 10 October 2003
More than 30 companies support
SystemVerilog
A new programme seeks to benefit mutual customers by advancing tool interoperability and the availability of IP using the Accellera SystemVerilog standard.
The SystemVerilog Catalyst Programme is open to electronic design automation (EDA) vendors, silicon and verification intellectual property (IP) companies, and training services providers to benefit mutual customers by advancing tool interoperability and the availability of IP using the Accellera SystemVerilog standard More than 30 companies are confirming their support for SystemVerilog at the programme's launch
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
This broad in