Product category: Design and Development Software
News Release from: Synopsys | Subject: Vera
Edited by the Electronicstalk Editorial Team on 09 September 2002
Vera speeds verification of Sonet/SDH
chip
NEC Electron Devices has successfully verified its latest Sonet/SDH framer physical layer chip with Synopsys' Vera testbench automation tool.
NEC Electron Devices has successfully verified its latest Sonet/SDH framer physical layer chip with Synopsys' Vera testbench automation tool Vera's advanced features such as its easy-to-learn, intuitive OpenVera hardware verification language, allowed NEC engineers to verify their design quickly and meet demanding schedules with a high quality, reusable verification environment
This article was originally published on Electronicstalk on 8 Aug 2001 at 8.00am (UK)
Related stories
Synthesis tools speed set-top-box chip design
By combining Module Compiler and Physical Compiler, Synopsys has helped Scientific-Atlanta to cut several months off design time while gaining complete control over the design process.