Product category: Design and Development Software
News Release from: Synopsys
Edited by the Electronicstalk Editorial Team on 14 June 2002
Synopsys puts its weight behind
Accellera
Synopsys has affirmed its support for SystemVerilog 3.0 and has donated several technologies to Accellera for SystemVerilog version 3.1.
Synopsys has affirmed its support for SystemVerilog 3.0 and has donated several technologies to Accellera for SystemVerilog version 3.1 "Accellera welcomes Synopsys' donation and is thrilled with their involvement in Accellera's standardisation process", said Vassilios Gerousis, technical coordinating committee chair at Accellera
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
"When leading EDA companies make strong technical donations to SystemVerilog, they not only make the language more robust, they support interoperable standards that allow the best EDA tools and methodologies to