Product category: Design and Development Software
News Release from: Synopsys | Subject: LEDA 3.1
Edited by the Electronicstalk Editorial Team on 16 May 2002
Mixed language checking package aids
design reuse
LEDA 3.1 is a programmable coding and design guideline checker that features full-chip, mixed-language checking capabilities to speed development of complex SoC designs.
LEDA 3.1 is a programmable coding and design guideline checker that features full-chip, mixed-language checking capabilities to speed development of complex SoC designs LEDA 3.1 adds prepackaged rules that help designers maximise the performance of Synopsys tools such as VCS, Formality and Design Compiler
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.