Product category: Design and Development Software
News Release from: Synopsys | Subject: SGI
Edited by the Electronicstalk Editorial Team on 25 January 2002
Physical Compiler reduces SGI's time to
market
SGI has successfully used the Synopsys Physical Compiler to tape out its latest chip, a scaleable hub.
SGI has successfully used the Synopsys Physical Compiler to tape out its latest chip, a scaleable hub that implements the revolutionary, high-performance SGI NUMA architecture for future generation products The scalable hub serves as a processor interface, memory controller, I/O controller and connection to the high-speed memory SGI NUMAflex technology
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18