Leading experts in embedded software development
Click on the advert above to visit the company web site

Product category: Intellectual Property Cores
News Release from: Synopsys | Subject: DesignWare library
Edited by the Electronicstalk Editorial Team on 12 November 2001

Library gains high-speed USB transceiver

Register for the FREE Electronicstalk email newsletter now! News about Intellectual Property Cores and more every issue. Click here for details.

The Gain Technology GT3100 USB 2.0 physical layer transceiver (PHY) core has been added to the Synopsys DesignWare library

The Gain GT3100 is fully USB 2.0 Hi-Speed certified by the USB Implementers Forum, ensuring users of complete interoperability with emerging next-generation USB 2.0 enabled PCs and peripherals. The combination of the Gain GT3100 with Synopsys' DesignWare USB 2.0 device controller MacroCell provides more than 25,000 DesignWare users access to a complete USB 2.0 solution.

This is the first analogue core to be included in the DesignWare Star IP Programme.

"Combining Gain Technology's certified PHY and Synopsys' device controller core in the widely distributed DesignWare library will greatly accelerate the development and deployment of USB 2.0 system-on-chip solutions", said Jason Ziller, USB Implementers Forum chairman.

"The fact that these technology and market leaders have come together to offer complete USB 2.0 IP and integration services provides a strong testimony to the tremendous market opportunity for high-speed USB".

The DesignWare USB 2.0 solution includes the fully synthesisable core with a complete verification environment, including bus functional models, monitors and test suites.

This device controller core is technology independent and can be targeted to run at all USB 2.0 data rates in FPGAs or ASICs.

Design views for the Gain GT3100, including the simulation and timing models are included with the DesignWare USB 2.0 core with no additional fees or royalties.

Implementation views, including GDSII, are available for licensing and support from Gain Technology for an additional fee.

"We're pleased to welcome Gain Technology as the first analogue IP vendor in the DesignWare Star IP programme", said Phil Dworsky, director of marketing and business development, IP and systems group at Synopsys.

"By combining our respective analogue and digital design and reuse expertise, we're able to offer designers a complete and easy-to-use USB 2.0 solution in DesignWare".

The GT3100's flexible architecture supports the USB 2.0 480Mbit/s protocol and datarate, and is backward compatible to the USB 1.1 protocol at 12Mbit/s.

At 165mW absolute maximum power dissipation, the GT3100 provides best-in-class power dissipation and is the only solution available for low-power bus powered functions to operate within the 100mA limit imposed by the USB 2.0 standard.

Available today as a licensed core, the GT3100 is initially fabricated on TSMC's 0.18-micron CMOS digital logic process.

Designers can use the fabricated PHY as part of a two-chip design or incorporate the PHY into a complete SoC.

"As the first analogue company to participate in the DesignWare Star IP programme, we offer DesignWare users access to our high-performance USB 2.0 GT3100 core", said Steve Millaway, president of Gain Technology.

"This relationship allows our customers to quickly build and implement next-generation USB solutions".

Available in Q4 2001, the DesignWare USB 2.0 MacroCell will include the Gain GT3100 design views at no additional charge for DesignWare customers.

Implementation views for the GT3100 are licensed and supported through Gain Technology.

A DesignWare one-year technology subscription license (TSL) is priced at $26,844.

Synopsys: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
NEW
Electronicstalk Home Page

Related Business News

Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.

Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.

Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be

Altera delivers first FPGA-Based IP support for Ethernet protocols
Bangalore, India: Altera Corp. has announced FPGA-based support for Ethernet communications protocols used in industrial automation applications, including ProfiNet, Ethernet/IP, Modbus-IDA, EtherCAT, SERCOS III Interface, and Ethernet Powerlink.

Ieee Picks Up Vsia's Standards Work
The IEEE has formed two study groups to explore the creation of IEEE standards based on work done at the VSI Alliance.

Search the Pro-Talk network of sites

Leading experts in embedded software development