Product category: Design and Development Software
News Release from: Synopsys | Subject: DFT Compiler and TetraMAX
Edited by the Electronicstalk Editorial Team on 31 October 2001
Improved compiler speeds SoC design
Synopsys has added new technology and capabilities to its design-for-test (DFT) and automatic test pattern generation (ATPG) products.
Synopsys has added new technology and capabilities to its design-for-test (DFT) and automatic test pattern generation (ATPG) products The ability for designers to successfully implement test for multi-million-gate SoC devices is strengthened by new capabilities in Synopsys' DFT Compiler
This article was originally published on Electronicstalk on 15 Apr 2004 at 8.00am (UK)
Related stories
Deep submicron designs stand the test of time
The new releases of DFT Compiler and TetraMAX ATPG have improved design-for-test and automatic test pattern generation performance and pattern count for deep submicron designs.
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis