Product category: Design and Development Software
News Release from: Synplicity | Subject: Synplify ASIC
Edited by the Electronicstalk Editorial Team on 20 February 2004
Timing estimation to become placement
aware
Synplicity is to offer timing estimation based on placement and automatic initial floorplanning as an alternative to traditional wireload model-based RTL synthesis in future releases of Synplify ASIC.
Synplicity is to offer timing estimation based on placement and automatic initial floorplanning as an alternative to traditional wireload model-based RTL synthesis in future releases of its Synplify ASIC software The company intends to offer this technology free of charge to customers who are under maintenance at the time of release
This article was originally published on Electronicstalk on 7 Mar 2003 at 8.00am (UK)
Related stories
ASIC design software supports latest NEC platform
Synplicity has signed a joint development agreement to provide support for NEC's Instant Silicon Solution Platform ASIC devices.
Improved quality of results for ASIC design
The latest version of the Synplify ASIC software from Synplicity provides designers of complex ASICs and SoCs with advanced timing, area and runtime performance.
This new technology should help users reduce