Product category: Communications ICs (Wired)
News Release from: Octasic | Subject: Opus DSP architecture
Edited by the Electronicstalk Editorial Team on 17 October 2007
Architecture transforms DSP design
The Opus architecture solves the most pressing issue of the DSP industry, power consumption
Octasic's Opus DSP architecture changes the fundamental design of DSPs, which are the building blocks of communications equipment. The Opus architecture solves the most pressing issue of the DSP industry, power consumption. Building a network that can deliver on the full promise of broadband communication will require more processing capacity in every piece of equipment.
This article was originally published on Electronicstalk on 17 October 2007 at 8.00am (UK)
Related stories
DSP platform offers expansion options
Vocallo is based on Opus, Octasic's DSP core architecture, which offers the highest performance-to-power ratio in the industry with a traditional programming model
Modules unite signalling and voice processing
Octasic has added Megaco and SIP stacks from Radvision to its OCT9320 and OCT9360 Series of PTMC media gateway modules
DSP manufacturers continue to pack more and more processing capacity into DSPs to meet this challenge but the power consumed by traditional designs is rising faster than the gains in capacity.
With Opus, Octasic breaks this barrier by delivering unprecedented power to performance ratios.
'Through its asynchronous design, Opus provides the times more performance per Watt than current DSP architectures on the market today', said Doug Morrissey, Octasic CTO.
'While the DSP core construction is clock-less, to the programmer it presents a traditional processing model'.
'This is important to allow today's DSP programmers to take full advantage of its capabilities without having to be retrained to re-write and re-partition existing applications'.
Other architectures that deliver on lower power break the traditional programming model and require a new approach to developing and coding algorithms in order to achieve the low power benefit.
Once this large investment is made in re-training programmers and re-writing code, the customer is locked in as all these approaches are proprietary.
One of the strengths of the Opus architecture is that it maintains a traditional programming model preserving customers' investment in applications and skill set.
The ability to achieve such low power enables developers to leverage a multi-core DSP architecture without re-writing code.
The Opus kernel and Integrated Development Environment (IDE) provide the tools necessary to quickly develop, test and debug software for this high-performance DSP platform in a predictable fashion.
• Octasic: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
