Product category: Design and Development Software
News Release from: Monterey Design Systems
Edited by the Electronicstalk Editorial Team on 9 August 2002
Astek adopts Monterey
for physical implementation
Astek Corp has adopted Monterey as its exclusive supplier of physical implementation tools
Related stories
Novel technology shrinks MPEG2 codec chip die
To meet the low cost requirements of high volume markets, Toshiba turned to AFP technology to reduce the die size of its eight million gate design by 10.5%
Record quarter for Monterey
Monterey Design Systems has closed a record quarter as a result of expanded orders from existing customers and the addition of several new accounts
Astek found the Monterey System-Driven Physical Design (SDPD) solution to be the perfect complement to its SoC development process and the Monterey tools to provide a clear path to silicon for designs at 0.13 micron and beyond. "The Monterey offering is the best solution that we found to address the challenges of 0.13 micron processes", said Dr Gene Saghi, vice president of engineering at Astek.
"We were able to re-tool our existing physical design flow in a very short period of time due the ease of use of the Monterey tool set.
Also, Monterey SDPD dramatically improves our turnaround time by enabling us to work on both logic design and physical implementation concurrently".
Astek cited the following reasons for choosing Monterey: full support for the most advanced process technologies at 0.13 microns and beyond; ease of use of the Monterey tool set, which resulted in a very short retooling cycle; fast turnaround time by enabling logic design and physical implementation to be done in parallel; a single, integrated tool set to complement Astek's SoC development process; and a live customer testimonial presented at the Design Automation Conference by Zoran Corp.
Further reading
Upgrade accelerates physical implementation system
The Dolphin physical implementation system incorporates patented Monterey Progressive Refinement technology to simultaneously optimise a design for timing, power, area and signal integrity
Prototyping system predicts device performance
Calypso is the industry's first silicon virtual prototyper to combine hierarchical design planning and silicon performance estimation in a single, integrated tool
"In order to advance their leadership position in SoC delivery, Astek needed to retool their physical implementation flow to handle multi-million-gate SoC designs targeted at 0.13 micron process technologies", said Dave Reed, vice president of marketing and solutions delivery at Monterey.
"With our latest product releases, Monterey addresses all of the challenges presented by 0.13 micron processes and accelerates the retooling cycle for SoC delivery providers".
• Monterey Design Systems: contact details and other news
• Email this news to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Business News
Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne
The greenest computer company under the Sun
Tooling Around: Sculpting With Skymatter's Mudbox
For the next part in Gamasutra's 'Tooling Around' feature, which profiles and interviews middleware and tools developers about their products, we talk to Andrew Camenisch, co-founder of Skymatter, developers of 3D sculpting and modeling tool Mudbox.
Konica Minolta Set to Launch New Printing Software
State's business conditions index falls in March
Missouri business conditions slumped slightly in March but are still healthy, according to an index report by Creighton University's Economic Forecasting Group.
Search the Pro-Talk network of sites
