Test, Measure and Automate Your World

Product category: Design and Development Software
News Release from: Monterey Design Systems | Subject: Calypso 3.0
Edited by the Electronicstalk Editorial Team on 10 November 2003

Prototyping system predicts device performance

Register for the FREE Electronicstalk email newsletter now! News about Design and Development Software and more every issue. Click here for details.

Calypso is the industry's first silicon virtual prototyper to combine hierarchical design planning and silicon performance estimation in a single, integrated tool

Toshiba Corp recently taped out an 8 million gate, media embedded processor (MeP) SoC using the Monterey planning and prototyping tool suite. Calypso provides the design team with the ability to accurately predict the effects of their early design decisions on the physical implementation, and to avoid problems that might be difficult or impossible to solve during implementation.

The Calypso timing budgeting solution, which was recently used to tape out a 6 million gate design, can now make use of quick timing models (QTMs) for top-down budgeting where the resulting constraints are used to drive block-level prototyping and implementation.

Calypso can also abstract boundary models from gate-level netlists reducing the complexity of the models by as much as 70%.

This increases the capacity of the budgeting process to over 20 million gates without sacrificing accuracy.

The integration of design planning and prototyping makes possible capabilities such as hierarchical macro placement with full visibility through all levels of hierarchy; hierarchical timing optimisation across block boundaries; and hierarchical IR drop analysis.

Hierarchical capabilities such as these eliminate the need to optimise each block individually and resolve conflicts between the blocks at the top-level.

Additional functionality new to version 3.0 include: full rectilinear block support; flip chip support for I/O cells located within the core area of the design; flexible feedthrough capabilities during design planning; QTM generation; top level buffering based on max wire length; on-chip variation (OCV) with clock reconvergence pessimism removal (CRPR); hierarchical scan chain splitting; hierarchical clock tree synthesis; hierarchical IR drop-based STA; and hierarchical power estimation.

Calypso is shipping today on 32bit Linux, and 32 and 64bit Solaris platforms.

Calypso is priced starting at $228,000 per year.

Monterey Design Systems: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Related Business News

Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne

Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con

Sweet specialist sees growth spurt
Lara Williams, Computing , Thursday 17 May 2007 at 00:00:00 Confectionary company IT infrastructure overhaul accommodates rapid growth Confectionery supplier Bon Bon Buddies has overhauled its IT infrastructure to cope with rapid growth whic

Canon takes a better picture of its supply chain
Lara Williams , Computing , Thursday 17 May 2007 at 00:00:00 Imaging specialist improves sales forcasting by 20 per cent Imaging specialist Canon has improved the accuracy of product sales forecasting by more than 20 per cent using supply ch

The greenest computer company under the Sun

Search the Pro-Talk network of sites

Test, Measure and Automate Your World