Product category: Design and Development Software
News Release from: Monterey Design Systems
Edited by the Electronicstalk Editorial Team on 14 January 2002
Pair focus on
core-centric design solution
Monterey Design Systems and eASIC have entered a strategic agreement to provide the industry's first core-centric hierarchical design solution
Related stories
Novel technology shrinks MPEG2 codec chip die
To meet the low cost requirements of high volume markets, Toshiba turned to AFP technology to reduce the die size of its eight million gate design by 10.5%
Record quarter for Monterey
Monterey Design Systems has closed a record quarter as a result of expanded orders from existing customers and the addition of several new accounts
The combination of eASIC's eASICore configurable cores and Monterey's System-Driven Physical Design solution raises the level of physical design abstraction providing dramatic improvements in designer productivity and turnaround time. Engineers at Monterey and eASIC have been working together over the past year to develop a core-based design environment that yields significant productivity gains for large ASIC and SoC designs.
"Monterey's hierarchical methodology fits in very well with our approach of providing configurable cores for use as the basic building blocks of complex IC designs", said Zeûev Wurman, Vice President of Software at eASIC.
"We believe that the deployment of eASICores in conjunction with Monterey design tools will enable our customers to realise the goals of high-performance, rapid turnaround time, and low cost for their mission critical IC designs".
"eASICore is an ideal complement to Monterey's hierarchical methodology that uses complex cores as building blocks for multi-million gate SoC designs", said Dave Reed, Vice President of Marketing and Solutions Delivery for Monterey.
Further reading
Upgrade accelerates physical implementation system
The Dolphin physical implementation system incorporates patented Monterey Progressive Refinement technology to simultaneously optimise a design for timing, power, area and signal integrity
Prototyping system predicts device performance
Calypso is the industry's first silicon virtual prototyper to combine hierarchical design planning and silicon performance estimation in a single, integrated tool
"eASIC provides the building blocks and Monterey the tools to form an unbeatable combination that enables our customers to thrive in todayûs competitive marketplace".
One of the most challenging aspects of intellectual property (IP) reuse is integration of existing IP cores into a functional chip design.
By developing and packaging an integration environment based on Monterey's SDPD tools together with eASICores, eASIC provides a much more complete package than they would otherwise be able to offer.
The inclusion of SDPD tools dramatically reduces the time and effort required to integrate the configurable cores into complex chip designs.
• Monterey Design Systems: contact details and other news
• Email this news to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Business News
Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne
The greenest computer company under the Sun
Tooling Around: Sculpting With Skymatter's Mudbox
For the next part in Gamasutra's 'Tooling Around' feature, which profiles and interviews middleware and tools developers about their products, we talk to Andrew Camenisch, co-founder of Skymatter, developers of 3D sculpting and modeling tool Mudbox.
Konica Minolta Set to Launch New Printing Software
State's business conditions index falls in March
Missouri business conditions slumped slightly in March but are still healthy, according to an index report by Creighton University's Economic Forecasting Group.