Product category: Design and Development Software
News Release from: Mentor Graphics UK
Edited by the Electronicstalk Editorial Team on 25 March 2005
Assertion synthesis provides the right answer
Renesas Technology has completed a project to integrate Mentor Graphics 0-In Assertion Synthesis technology and assertion-based verification flows with its own LogicBench rapid prototyping system.
Note: Readers of the free Electronicstalk email newsletter get to read news like this as soon as it is announced. Find out how to register for your free copy now.
Renesas Technology has completed a project to integrate Mentor Graphics 0-In Assertion Synthesis technology and assertion-based verification flows with its own LogicBench rapid prototyping system. The co-operation results in a solution that gives Renesas the ability to specify assertions in any format and have them used throughout the verification process, from C-based system design through FPGA prototyping. Assertions provide the ability to detect and diagnose bugs earlier and faster than traditional methods enabling design teams to reach verification closure more effectively and efficiently.
Renesas specifically developed its LogicBench prototyping system to begin hardware-software integration and debugging well before silicon is available.
However, use of FPGA-based prototyping methods can limit the ability to locally detect and debug hardware design errors.
To address this problem, Renesas required technology that enabled assertions that are specified in any format, including standard assertion languages and libraries, to be compiled directly into LogicBench, providing observability comparable to software simulation.
As the industry's leading solution for assertion-based verification, the 0-In Assertion Synthesis tool was chosen and extended to support the Renesas' verification flow.
'We needed an assertion-based verification method that includes simulation and formal verification to strengthen our verification solution based on LogicBench', stated Osamu Tada, Department Manager of System Level Design and Verification Technology, Design Technology Division, LSI Product Technology Unit of Renesas Technology Corp.
'We selected Mentor's 0-In Assertion Synthesis technology because it provides the best solution for our target'.
Assertion-based verification provides the observability and controllability required to verify today's complex SoC designs.
Applying the 0-In Assertion Synthesis tool simplifies the specification of assertions by automatically extracting design data (for example, clocks, resets and variable names) from register-transfer level (RTL) code.
This unique design inference capability allows assertions to automatically adapt to design changes and significantly reduces the maintenance required as the design evolves.
compared with other methods, the 0-In Assertion Synthesis technology significantly simplifies the task of finding and determining the cause of bugs.
The 0-In Assertion Synthesis supports all standard assertion formats including Accellera's Property Specification Language (PSL), SystemVerilog assertions (SVA), the Open Verification Library (OVL), the CheckerWare tool, and the 0-In assertion library.
The assertions generated by the 0-In Assertion Synthesis system can be used with standard simulators, formal engines, emulators or hardware prototyping systems.
'Leading design teams require a full-range of assertion checkers and protocol monitors that are interoperable with leading verification tools'.
'In order to take full advantage of the capabilities on LogicBench, Renesas needed a unique capability for gathering and reporting error detection and coverage information', stated Steven D White, General Manager of Mentor Graphics 0-In Verification Business Unit.
'Our assertion synthesis technology provided the right answer'.
• Mentor Graphics UK: contact details and other news
• Email this news to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Stories
Software creates user interfaces for new devices
API delivers a new approach for rapid creation of dynamic user interfaces for electronic devices, enabling manufacturers to deliver visually appealing and easy-to-use electronic-device UI screens.
Synthesis software has new Xilinx devices covered
Advanced synthesis products support lastest Virtex-5 SXT FPGAs from Xilinx.
Latest generation of PADS flow PCB design software
The latest generation of PADS flow PCB design software has highly automated functions to implement RF and microwave circuitry and performs design for fabrication checking early in the design process
Tools to verify complex mixed-signal chip designs
Leading international chip companies make use of design verification software
PCB design flow maintains users' IP investments
Mentor Graphics has announced the release of Board Station XE, the next generation version of its Board Station design flow for large, enterprise customers.
Search the Pro-Talk network of sites
