Visit the National Instruments web site
Click on the advert above to visit the company web site

Product category: Microprocessors, Microcontrollers and DSPs
News Release from: LSI Europe | Subject: Wafer-level packaging
Edited by the Electronicstalk Editorial Team on 23 May 2005

Wafer-level packaging shrinks SoC
designs

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Microprocessors, Microcontrollers and DSPs and more every issue. Click here for details.

LSI Logic Corporation has released its enhanced wafer-level packaging (WLP) technology for use in ASIC/SoC designs.

LSI Logic Corporation has released its enhanced wafer-level packaging (WLP) technology for use in ASIC/SoC designs Packages produced in this cost-effective, high-performance technology are completely manufactured and tested at the wafer level and then mounted directly onto printed circuit boards or on discrete package substrates