Product category: Intellectual Property Cores
News Release from: LSI Europe | Subject: ZSP600
Edited by the Electronicstalk Editorial Team on 16 October 2001
Second-generation DSP runs
up to 1.8BIPS
LSI Logic announced the second generation of its ZSP digital signal processor architecture at the 2001 Microprocessor Forum in San Jose, California
Building on the highly successful ZSP400 superscalar DSP, the new second generation (G2) architecture offers greatly increased processing performance, reduced power consumption, and an enhanced feature set and instruction set architecture (ISA), while maintaining backward compatibility. Architectural innovations include a hardware-scheduled pipeline, high-bandwidth memory architecture, a flexible coprocessor interface, enhancements for conditional and bit-level operations, and extended debugging capabilities including trace and profiling features.
This article was originally published on Electronicstalk on 16 October 2001 at 8.00am (UK)
Related stories
LSI to shed IC assembly and test operations
Move is expected to achieve greater cost efficiencies through the adoption of a variable cost structure and to provide for scalable capacity without additional capital investment
LSI to shed consumer products business
Magnum Semiconductor is to acquire the LSI consumer products business, leaving LSI to focus its investments on its storage, networking and mobility market segments
Exploiting the inherent scalability of the architecture, LSI Logic plans a family of cores spanning a range of requirements from high performance to extremely low power consumption.
"We've had tremendous success with the original ZSP superscalar architecture licensed by Broadcom, IBM, Conexant and others", said Giuseppe Staffaroni, vice president and general manager of LSI Logic's Broadband group.
"The ZSP G2 architecture extends our offering to the highest levels of signal processing performance.
Further reading
Modem chipsets embed flexible communications
An all-new line of embedded modem products includes a pin-compatible family of data and fax modem chipsets and a single package monolithic data access arrangement
Comms processors use carrier-class technology
New generation of advanced communication processors will enable network equipment designers to provide high-bandwidth and real-time services
Our licensees can leverage the capabilities of this architecture to realise optimal system-on-chip solutions for the next generation of communications products".
On Thursday, LSI Logic will provide an initial look at the first core implementation based on the G2 architecture - the ZSP600 - to be available for licensing with system-on-chip designs in the first quarter of 2002.
A quad-MAC, 6-issue superscalar DSP core, the ZSP600 delivers up to 1200 MMACs and 1.8 billion instructions per second - equipped to meet the ever-increasing signal processing requirements of today's high performance communications systems.
The ZSP600 provides the highest DSP performance available in an open architecture licensable core.
With the ZSP G2 architecture, LSI Logic continues its focus of facilitating independence from proprietary DSP technology.
Through licensing, the ZSP open architecture strategy places high performance DSP technology directly into the hands of system designers.
The ZSP G2 architecture is supported by the ZSP Solution Partners programme, comprising best-in-class third party application and software vendors, as well as by LSI Logic's ZOpen development framework, which simplifies code development and integration.
• LSI Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• NEW
• Electronicstalk Home Page
Related Business News
MathStar, Inc. Announces High Definition MPEG-2...
...Encoder IP Core for the Arrix(TM) FPOA. MathStar, Inc. , a fabless semiconductor company specializing in high-performance programmable logic, announced today the availability of the company's high definition MPEG-2 Encoder IP Core for the Arrix field programmable object array .
Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.
Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.
Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be
System management tool starts at $1.20
Actel has introduced a new reference design for embedded applications that enables intelligent system and power management implementations starting at $1.20.
Search the Pro-Talk network of sites
