Product category: Design and Development Software
News Release from: Hier Design | Subject: PlanAhead
Edited by the Electronicstalk Editorial Team on 23 July 2003
Floorplanner helps FPGA designers to
plan ahead
The PlanAhead hierarchical floorplanner is the heart of the new silicon virtual prototyping solution from Hier Design for high-end field programmable gate arrays (FPGAs).
The PlanAhead hierarchical floorplanner is the heart of the new silicon virtual prototyping solution from Hier Design for high-end field programmable gate arrays (FPGAs) PlanAhead increases design performance while shortening the design cycle by providing a faster, less iterative path from logic synthesis through physical design
This article was originally published on Electronicstalk on 11 Sep 2003 at 8.00am (UK)
Related stories
Floorplanning aids FPGA design
PlanAhead hierarchical floorplanning and analysis software from Hier Design offers full support for the latest version of the Xilinx Integrated Software Environment 6.1i (ISE).
Floorplanner gains Java-based visualisation
Hier Design is to bundle Concept Engineering's NlviewJA Widget, a Java-based visual debugging software engine, into its PlanAhead hierarchical floorplanning and analysis software.
Its advanced analysis capability enables designers to more easily comprehend, modify, verify and implement their FPGAs.
"FPGAs have grown so large and complex that designers are encountering the same