Product category: Intellectual Property Cores
News Release from: Elixent | Subject: DFA1000
Edited by the Electronicstalk Editorial Team on 04 April 2002
Reconfigurable processors optimise DSP
tasks
Elixent has released the DFA1000 family of accelerators for use with standard RISC processors running DSP algorithms.
Elixent has released the DFA1000 family of accelerators, for use with standard RISC processors running DSP algorithms Designed to deliver at least an order of magnitude improvement in performance over current leading DSPs, this is the first implementation of D-Fabrix, Elixent's reconfigurable signal processing (RSP) technology
This article was originally published on Electronicstalk on 16 Oct 2002 at 8.00am (UK)
Related stories
Reconfigurable algorithm processing stars in Japan
Elixent's first public demonstration of its reconfigurable algorithm processing (RAP) technology took place last week at the CEATEC show in Japan.
Reconfigurable processors to feature at SoC show
Elixent will demonstrate its patented reconfigurable algorithm processing technology, D-Fabrix, at the 1st International SoC conference in California on 19th and 20th April.
The DFA1000 family is accompanied by a complete suite of support tools, making it easy to integrate into a standard design flow and directly benefiting designers of both RISC processor systems and SoCs.
Elixent was launched in July 2001 to exploit a technology, D-Fabrix, that offers unprecedented performance and the ability to dynamically reconfigure to allow silicon reuse.
As the first product