Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: 65nm Common Power Format enabled reference flow
Edited by the Electronicstalk Editorial Team on 25 April 2007
65nm reference flow targets Common
Platform
Cadence Design Systems has released the 65nm Common Power Format enabled reference flow targeting the Common Platform technology.
Cadence Design Systems has announced immediate availability of the 65nm Common Power Format (CPF) enabled reference flow targeting the Common Platform technology This reference flow is the next step in the ongoing collaboration between Cadence and the Common Platform coalition comprised of IBM, Chartered Semiconductor Manufacturing and Samsung
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodology and design flow.
Cadence worked closely with the Common Platform technology partners to develop this 65nm flow.
It is based on the Cadence digital IC des