Test, Measure and Automate Your World

Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Low-Power Solution
Edited by the Electronicstalk Editorial Team on 31 January 2007

Mobile audio chip cuts
power and boots first time

Register for the FREE Electronicstalk email newsletter now! News about Design and Development Software and more every issue. Click here for details.

Silicon and Software Systems has achieved record-breaking production success using its low-power SoC design flow based on the Cadence Low-Power Solution

Silicon and Software Systems (S3) has achieved record-breaking production success for a chip designed at its facilities using its nanoflowLP low-power SoC design flow based on the Cadence Low-Power Solution. S3 used a range of low-power design techniques such as multi-Vt libraries, power islands, power estimation and low-power verification for this chip, intended for mobile audio applications.

The chip booted correctly the first time in a portable computer application within 24 hours of wafers arriving from the foundry and consumed only 85% of the original power budget target set by the customer.

The Cadence Low-Power Solution integrates leading-edge design, verification, and implementation technology with the Si2 Common Power Format (CPF), a standardised format for specifying power-saving techniques early in the design process, to deliver an end-to-end low-power design solution to IC engineers.

By preserving low-power design intent throughout the design, the solution eliminates laborious manual work, greatly reduces power-related chip failure, and provides power predictability early in the design process.

This holistic approach to addressing the low-power challenge is necessary for managing power consumption in 90 and 65nm designs.

'With the Cadence Low-Power Solution we were able to optimise our nanoflowLP and leverage our strong engineering expertise and experience', said Dermot Barry, General Manager, System IC Business Unit, S3.

'As a result, our customers achieve right-first-time silicon and reduced time to revenue'.

'With the latest low-power optimised flow from Cadence we can now meet the high expectations of our customers'.

'We applaud S3's ability to deliver another customer success based on our extensive low-power flow-development partnership'.

'The exciting technology advancement by the Cadence Low-Power Solution, based on the Common Power Format, brings a new level of automation to the ever challenging low-power designs at deep submicron nodes', said Dr Chi-Ping Hsu, Corporate Vice President, IC Digital and Power Forward at Cadence.

'S3's ability to incorporate the latest low-power techniques and deliver fast turn-around times means that lowest cost SoCs can be achieved with minimal risk or compromise on performance'.

Cadence Design Systems: contact details and other news
Email this news to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Related Business News

Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne

The greenest computer company under the Sun

Tooling Around: Sculpting With Skymatter's Mudbox
For the next part in Gamasutra's 'Tooling Around' feature, which profiles and interviews middleware and tools developers about their products, we talk to Andrew Camenisch, co-founder of Skymatter, developers of 3D sculpting and modeling tool Mudbox.

Konica Minolta Set to Launch New Printing Software

State's business conditions index falls in March
Missouri business conditions slumped slightly in March but are still healthy, according to an index report by Creighton University's Economic Forecasting Group.

Search the Pro-Talk network of sites

Test, Measure and Automate Your World