Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Cadence Encounter Express Flow for the Cortex-A8
Edited by the Electronicstalk Editorial Team on 26 July 2006
Automated Design and Implementation Flow
Cadence Design Systems and ARM have announced the joint development of the first automated RTL design and implementation flow for the ARM Cortex-A8 processor.
Cadence Design Systems and ARM have announced the joint development of the first automated RTL design and implementation flow for the ARM Cortex-A8 processor This ARM-certified, specially tuned flow, called "Cadence Encounter Express Flow for the Cortex-A8 Processor," delivers an industry-leading 1,500 Dhrystone MIPS within a simple and synthesisable methodology
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodology and design flow.
System-on-chip (SoC) designers can quickly deploy high-performance, power-efficient processing in next-generation mobile, consumer and other applications.
The new flow enables small teams of enginee