Product category: Design and Development Software
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial Team on 29 November 2005
Cadence forms initiative with STARC
Cadence Design Systems has announced a cooperative quality modelling initiative with the Semiconductor Technology Academic Research Centre (STARC).
Cadence Design Systems has announced a cooperative quality modelling initiative with the Semiconductor Technology Academic Research Centre (STARC) The two companies are working together to estimate the semiconductor device outgoing quality level as a function of delay test robustness applied in manufacturing
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.