Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Incisive Design Team
Edited by the Electronicstalk Editorial Team on 26 October 2005
Teams turn to SystemVerilog-based
verification
The Incisive Design Team family is tailored for RTL design teams looking for a low-risk, yet powerful way to adopt SystemVerilog-based verification from plan to closure.
Available now from Cadence Design Systems, the Incisive Design Team family is tailored for RTL design teams looking for a low-risk, yet powerful way to adopt SystemVerilog-based verification from plan to closure The product family leverages proven verification process automation (VPA) methodologies, technologies, and management solutions from Cadence's acquisition of Verisity
This article was originally published on Electronicstalk on 24 Oct 2006 at 8.00am (UK)
Related stories
Emulator accelerates router ASIC proving
Redback Networks has selected the Cadence Incisive Design Team Xtreme III acceleration and emulation solution.
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correcti