Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Virtuoso NeoCircuit
Edited by the Electronicstalk Editorial Team on 13 June 2005
Reusable IP accelerates Oki's analogue
design
Oki Electric has achieved five times faster design turnaround time for its analogue blocks than with its previous design methodology by using Cadence Virtuoso NeoCircuit technology.
Oki Electric has achieved five times faster design turnaround time for its analogue blocks than with its previous design methodology and has successfully completed 30 reusable analogue intellectual property (IP) designs using Cadence Virtuoso NeoCircuit technology "Cadence's Virtuoso NeoCircuit technology has become a key component of Oki's analogue IP creation", said Ichiro Yamamoto, Senior Manager, Design System Department in the LSI Design Division of Oki Electric's Silicon Solutions Company
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction I