Product category: Design and Development Software
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial Team on 30 May 2005
Reference flow set to boost 90nm SoC
productivity
Cadence Design Systems has outlined the next steps of its ongoing collaboration with IBM and Chartered Semiconductor Manufacturing to provide advanced solutions to enable SoC designs at 90nm.
Cadence Design Systems has outlined the next steps of its ongoing collaboration with IBM and Chartered Semiconductor Manufacturing to provide advanced solutions to enable system-on-chip (SoC) designs at 90nm The three companies are jointly developing a low-power design reference flow for the IBM-Chartered 90nm common process platform
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.