Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Encounter Test Architect
Edited by the Electronicstalk Editorial Team on 09 March 2005
Software offers superior internal test
structures
Cadence Encounter Test Architect is billed as the industry's first full-chip test architecture development product.
Cadence Encounter Test Architect is billed as the industry's first full-chip test architecture development product It includes the industry's first unified compiler-based methodology for full-chip test
This article was originally published on Electronicstalk on 29 Nov 2005 at 8.00am (UK)
Related stories
DVD/CD SoC uses Encounter Test Architect
Cadence Design Systems' Encounter Test Architect technology has helped Atmel successfully tape out its first single-chip DVD/CD system-on-chip (SoC).
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
The result is faster development of a higher-quality test infrastructure t