Test, Measure and Automate Your World
Click on the advert above to visit the company web site

Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Encounter
Edited by the Electronicstalk Editorial Team on 26 March 2004

Baseband tape-out proves
merit of 90nm design

Register for the FREE Electronicstalk email newsletter now! News about Design and Development Software and more every issue. Click here for details.

Motorola has successfully completed a wireless baseband chip implemented in 90nm silicon technology, using the Cadence Encounter digital IC design platform

Motorola used Cadence First Encounter silicon virtual prototyping and NanoRoute nanometre routing technologies to tape out its design on schedule. The new generation technology behind the Cadence Encounter platform demonstrates that it provides an integrated and fast route to quality silicon, particularly for complex, high-performance SoCs.

"The Wireless Design Team of Motorola in Austin used the Cadence tools in 2003 with the design of a 90nm baseband processor chip", said Bart Martinec, Chip Integration Leader, Motorola Semiconductor Wireless and Mobile Systems Group.

"We used First Encounter to help us quickly determine whether a particular chip floorplan would meet our frequency and die size targets.

NanoRoute then completed the chip with no design rule violations.

We consider our use of Encounter and our association with Cadence a success".

At nanometre geometries, system-on-chip performance is dominated by the timing and noise behaviour of the chip's routed wires.

The Cadence IC implementation strategy focuses on these wires very early, beginning with a silicon virtual prototype and continuing through final routing.

By creating an accurate physical picture of the design at the very beginning of chip implementation, designers can significantly improve the predictability of their overall schedule.

"Designing at 90nm in 2003 was entering new territory, open only to the most advanced and aggressive design teams", said Wei-Jin Dai, Platform Vice President, Digital IC Implementation, Cadence Design Systems.

"We're thrilled and honoured to have supported Motorola with this effort.

Our goal is to minimise our customer's time to market and time to profit.

This is another exciting Encounter validation in a leading-edge production environment".

Cadence Design Systems: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
NEW
Electronicstalk Home Page

Related Business News

Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne

Olympics raises demand for IT contractors
The number of IT contractors working in the engineering sector has almost doubled in 12 months because of demand generated by the 2012 Olympics, according to contractor Giant Group PLC.

Stellar Appoints CIO to Lead Call...
...Centre Outsourcing Technology Strategy. Stellar, a leading global business process outsourcing provider, today announced that Warwick Marx has been appointed Chief Information Officer of Stellar Asia Pacific.

Dell pushes for better Linux drivers
Dell wants to see better software drivers for Linux so that the firm can ship more notebooks and desktops running the operating system, according to one of its software engineers.

Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con

Search the Pro-Talk network of sites

Test, Measure and Automate Your World