Test, Measure and Automate Your World

Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Incisive
Edited by the Electronicstalk Editorial Team on 22 January 2004

Assertion checkers speed effective verification

Register for the FREE Electronicstalk email newsletter now! News about Design and Development Software and more every issue. Click here for details.

Cadence and 0-In Design Automation have combined efforts to provide superior verification solutions to the market

As a key component of this relationship, Cadence will integrate and license 0-In's library of assertion checkers, protocol monitors, assertion synthesis, and assertion management technology. The combination of these capabilities with the industry-leading Cadence Incisive functional verification platform provides customers with new generation technology to increase verification speed and efficiency.

Through the agreement, 0-In's library of verification IP, which includes more than 70 preverified assertion checkers and more than 25 proven protocol monitors, will be integrated with the Incisive platform.

By using the assertion IP library, Cadence Incisive customers can specify assertions 10x to 100x faster than they can by using language-only approaches.

"Many of our customers are using 0-In assertion-based verification with the Incisive platform, so this was a natural next step", said Ping Chao, Executive Vice President and General Manager of the Design and Verification division, Cadence Design Systems.

"The integration of 0-In's leading library-based assertion approach with the Incisive platform will help designers and verification engineers verify faster, more efficiently and more thoroughly.

The relationship with 0-In demonstrates our overall strategy of open collaboration with industry leaders to provide customers with the most critical solutions for their design and verification needs".

"The CheckerWare library and assertion synthesis technology are perfect complements to the Incisive verification platform", said Steven D White, President and CEO of 0-In Design Automation.

"Our joint customers will benefit from the improvement in verification efficiency this collaboration delivers - from the specification level through to the implementation level".

The licensed assertion synthesis capability provides interoperability of assertion formats such as Property Specification Language (PSL), SystemVerilog Assertions (SVA) and the Open Verification Library (OVL).

This allows heterogeneous assertions to operate natively on the Incisive unified simulator and Palladium accelerator/emulator.

Incisive customers will now have the flexibility to mix-and-match language-based and library-based assertions to best meet their verification goals.

The relationship between 0-In and Cadence also leads to enhanced structural coverage capabilities in the Incisive platform.

Structural coverage complements functional coverage by monitoring implementation corner-cases, enabling measurement of total verification completeness by design teams.

0-In plans to continue development of its assertion-based verification offerings for the Incisive platform, including integration with and performance optimisation for the Incisive unified simulator and the Incisive analysis and debug environment.

Cadence Design Systems: contact details and other news
Email this news to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Test, Measure and Automate Your World