Product category: Communications ICs (Wired)
News Release from: Analogix Semiconductor | Subject: D-PHY 5G
Edited by the Electronicstalk Editorial Team on 12 August 2004
Serdes chips speed through legacy
backplane test
Analogix Semiconductor has completed testing its 6.25Gbit/s serdes chips using Tyco Electronics' HM-Zd legacy backplane system.
Analogix Semiconductor has completed testing its 6.25Gbit/s serdes chips using Tyco Electronics' HM-Zd legacy backplane system The Analogix D-PHY 5G backplane transceiver maintained error-free signals at extended trace distances of up to 56in in a set of rigorous tests simulating real-world conditions
This article was originally published on Electronicstalk on 12 Apr 2004 at 8.00am (UK)
Related stories
DSP-based transceivers drive faster over copper
A novel line of high-speed physical-layer transceivers uses DSP techniques to eliminate signal integrity problems associated with 5 and 10Gbit/s data transmission over backplanes and copper media.
Transceivers bring copper up to speed
Analogix Semiconductor has introduced a new family of physical-layer transceiver ICs that lets system designers replace fibre optics with less expensive copper media in system-to-system interconnects.
Analogix's D-PHY 5G, introduced in April, was tested operating at a full 6.25Gbit/s rate with four full-duplex channels running simultaneously.
The device achieved a BER (bit error rate) of 10e-16 or better in tests with both encoded