Product category: Intellectual Property Cores
News Release from: Virage Logic | Subject: SiWare
Edited by the Electronicstalk Editorial Team on 08 April 2008
Memory compilers streamline SoC design
The SiWare Memory compilers and SiWare Logic libraries provide designers with options for maximum flexibility in effectively managing design tradeoffs to meet their specific requirements.
Virage Logic has released the memory compilers and logic libraries for TSMC's 40nm process The new SiWare product portfolio provides semiconductor companies with 40nm physical IP that is designed to enable System-on-Chips (SoCs) to run faster, manage power more efficiently, use less area and achieve higher manufacturing yields
This article was originally published on Electronicstalk on 22 Oct 2002 at 8.00am (UK)
Related stories
Logic libraries cut silicon costs
Long known in the embedded memory market, Virage Logic is extending its role to the broader category of semiconductor IP platforms with its first foray into logic components.
Metal programmable cells join RapidChip platform
LSI Logic has licensed ASAP metal programmable cells from Virage Logic for use in its RapidChip silicon platform.
The SiWare product line, first introduced in October 2007 for the 65nm process, addresses the increasingly complex design requirements placed on physical IP at advanced process nodes.
The SiWare Memory compilers and S