Product category: Design and Development Software
News Release from: Verplex Systems | Subject: Conformal 4.0
Edited by the Electronicstalk Editorial Team on 31 July 2003
Full SoC coverage from formal
verification upgrade
The latest release of Conformal provides a comprehensive solution that enables SoC designers and verification engineers to deliver functional bug-free silicon.
The latest release of Conformal provides a comprehensive solution that enables SoC designers and verification engineers to deliver functional bug-free silicon Conformal 4.0 includes enhancements to Conformal LEC logic equivalence checker and integrates new Conformal family products, making Verplex the only equivalence checking company delivering a complete solution for SoC verification
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Functional checker intercepts SoC bugs early
BlackTie functional checker from Verplex Systems is the industry's first full-chip multi-million-gate-capacity tool to accelerate the verification of SoC designs.
Formal verification just got faster
Verplex Systems has announced its next generation Conformal Logic Equivalence Checker.
Equivalence checking has become a standard component in an ASIC design flow.
Formal techniques used by equivalence checkers have proven to be the best technology to exhaustively check for errors introduced by design implementation tools or manual engineering change orders (ECOs).
Traditionally, equivalence checkers have forced designers to "black box" much of their SoCs, including memories, complex I/O pads, custom logic and advanced datapath.
Further reading
Verification for high-density FPGAs
Verplex Systems and Xilinx have launched one of the first formal verification environments specifically for the design of high-density FPGAs.
Verification library supports VHDL
Verplex Systems has expanded its Open Verification Library (OVL) to include support for the VHSIC hardware description language (VHDL).
Verification gets physical with complete SoC flow
Verplex Systems has made significant changes to its products to extend its market into the physical domain.
By black boxing these components, equivalence checkers only verified random logic modules, leaving the most complex and error-prone areas of the design unverified.
Confo