Click on the advert above to visit the company web site
Product category: Intellectual Property Cores
News Release from: True Circuits | Subject: Clock generator PLL
Edited by the Electronicstalk Editorial Team on 31 October 2003
PLL aids high-speed interface
Request your FREE weekly copy of the Electronicstalk email newsletter. News about Intellectual Property Cores and more every issue. Click here for details.
NEC Electronics has implemented a True Circuits clock generator PLL in a new SPI-4.2 interface hard macro fabricated in NEC's 130nm process technology.
NEC Electronics has implemented a True Circuits clock generator PLL in a new SPI-4.2 interface hard macro fabricated in NEC's 130nm process technology "We selected True Circuits' clock generator PLL for this high-speed communications application because of its small size, wide frequency range and superior low-jitter performance", said Hideya Horikawa, Senior Design Engineering Manager, NEC Electronics America