Product category: Design and Development Software
News Release from: Tensilica | Subject: Xenergy
Edited by the Electronicstalk Editorial Team on 01 April 2008
SoC design tool predicts power
consumption
Hardware designers can drive Xtensa processor configuration choices to dramatically lower the total clock processor cycles required to perform a given functional workload.
Tensilica has added a new graphical user interface (GUI) to its popular Xenergy estimator, a unique energy estimator for both Xtensa configurable processors and Diamond Standard processors This "first of its kind" tool allows software developers to evaluate tradeoffs, so their software can be optimised for power, and lets hardware designers optimise the design of Xtensa configurable processors for total energy consumption
This article was originally published on Electronicstalk on 27 Feb 2007 at 8.00am (UK)
Related stories
Software takes holistic view of SoC power drain
Energy estimator helps SoC designers cut processor and local memory energy requirements by up to half by making intelligent design tradeoffs.